PRECISE | BERT|BERT 1A881

BERT 1A881 _ 800G High Speed Bit Error Rate Tester

PRECISE 800G high-speed bit error tester is a high-speed signal error performance analyzer for multi-channel PAM4 and NRZ applications. It supports up to 8x56GBaud and is mainly used for optical testing such as R&D and testing of 800G, 400G, 200G, and 100G modules.

The transmitter includes a multi-level pre-emphasis adjustment mode, which performs eye shape adjustment for PAM4 signals. The receiver includes 0~9dB CTLE equalization adjustment, which supports equalization functions such as FFE and DFE.

Supports FEC function, performing PRBS error checking and correction, Symbol Error distribution viewing, KP4/KR4 FEC protocol, and has SNR monitoring function.

Features

  • Supports up to 8x56GBaud, and each channel can be independently configured as NRZ or PAM4.
  • Support PRBS 7 / 9 / 11 / 13 / 15 / 16 / 23 / 31, PRBS7~31Q
  • Supports SSPRQ / JP03A / JP03B / LIN / square wave / custom pattern, etc. (transmitter).
  • The trigger signal supports frequency division output (frequency division 4 ~ division 128).
  • Supports pre-emphasis and de-emphasis modulation at the transmitter in 3rd-order/7th-order mode.
  • The receiving end supports equalization function settings, supports 64-order CTLE receiving end equalization modulation, and supports FFE, DFE and other adjustment modes.
  • Support switching input and output polarity.
  • Supports signal output amplitude adjustment.
  • Supports Combine and MSB_LSB encoding mode switching.
  • Supports KP4/KR4 FEC protocol testing.
  • SNR signal monitoring.

Technical Specifications

ItemSpec.
Rate (Gbps)NRZ:24.33 ~ 57.8Gbps

PAM:24.33 ~ 57.8GBaud
Pattern (Prbs)PRBS 7/9/11/13/15/16/23/31/58,PRBS7~31Q;
SSPRQ, JP03A, ​​JP03B, LIN, Square wave,
Custom pattern (transmitter)
Electrical Emission Channel Amplitude (mV)600 ~ 1200
ItemSpec.
Rate (Gbps)NRZ:24.33 ~ 57.8Gbps

PAM:24.33 ~ 57.8GBaud
Pattern (Prbs)PRBS 7/9/11/13/15/16/23/31/58,PRBS7~31Q
Receive Level Sensitivity (mV)100
Input and Output Impedance (Ω)Single-side 50 ; Differential 100
ItemSpec.
Trigger Clock Frequency Ratio4/8/16/32/128 frequency division
External Clock Input Amplitude (mV)>300mV
External Clock Input Duty Ratio (%)40~60

Typical Data

Electrical Signal Eye Pattern
Test conditions: PAM4, 53.125Gbaud, PRBS31Q
Test conditions:PAM4, 26.56Gbaud, PRBS31Q

Optional Items

Interface
ItemSpec.
#1RS232、GPIB
#2RS232、LAN

TOP

en_USEnglish